We report on flexible organic complementary inverters using pentacene and C 60 as active semiconductors fabricated on a plastic substrate. Individual transistors as well as inverters show good operational stability with negligible hysteresis. The threshold voltages are comparable for p-channel pentacene and n-channel C 60 organic field-effect transistors, and noise margins larger than 80% of the maximum theoretical values were obtained at a supply voltage V DD as low as 3 V. A high dc gain of 180 was achieved at V DD = 5 V. The inverters demonstrated good mechanical stability when tested after bending under both tensile and compressive stress. © 2009 American Institute of Physics. ͓DOI: 10.1063/1.3077025͔
Driven by the demands for low-cost, large-area, and flexible devices, complementary organic-based circuits are attracting more attention due to their high power efficiency and operation robustness. Previous demonstrations of organic complementary circuits often showed high operating voltage, [1] [2] [3] [4] [5] small noise margins, 5, 6 low dc gain, 7 and electrical instability such as hysteresis and threshold voltage shifts. 8, 9 To date, two major obstacles have been hindering the development of organic complementary circuits, which are as follows: the lack of high-performance n-channel organic field-effect transistors ͑OFETs͒ and the challenge of integrating both n-and p-channel OFETs on the same substrate while maintaining high performance. 10 In this paper, we report on flexible low-voltage organic complementary inverters with both high noise margins and high dc gains using pentacene and C 60 as active semiconductors. In our recent work, we have demonstrated low-voltage C 60 n-channel OFETs with good electrical stability and low contact resistance. 11 To maintain operational stability for inverters, the interface of the gate insulator Al 2 O 3 needs to be passivated with a smooth, trap-free dielectric layer that is stable for both n-channel and p-channel transport. In recent studies, we have found that a thin passivation layer of polystyrene ͑PS͒ at the gate dielectric/semiconductor interface provides high performance and good electrical stability not only for C 60 OFETs ͑Ref. 12͒ but also for pentacene OFETs.
The complementary inverters were built on a 75 m thick polyethylene naphthalate ͑PEN͒ substrate. Before use, the PEN film was shrank by thermal annealing at 130°C for several hours in a vacuum oven. The inverters were fabricated in a top-contact configuration, as shown in Fig. 1͑a͒ , with connections between transistors leading to the corresponding circuit schematics shown in Fig. 1͑b͒ . Source/drain electrodes of Au for p-channel and Ca for n-channel transistors were selected to minimize the contact resistance. A 50 nm thick layer of Au with a 10 nm thick layer of Ti was deposited using an e-beam deposition system and served as a common gate ͑G n,p ͒ for both n-and p-channel OFETs. This common gate also serves as the input ͑V IN ͒ node of the inverter. A 200 nm thick Al 2 O 3 gate insulator was formed by atomic layer deposition at 100°C as described elsewhere. 13 To better control the interfacial properties at the dielectric and C 60 / pentacene, the Al 2 O 3 dielectric surface was coated with a thin layer of PS to passivate the polar groups and impurities at the interface. PS films were spin coated from a 4 mg/ml solution in toluene and annealed at 120°C on a hot plate for 1 h. After coating with PS, the dielectric surface turned hydrophobic with a water contact angle of 88°. The capacitance density C OX was 26.5 nF/ cm 2 , measured from parallel-plate capacitors with 12 varying contact areas.
C 60 ͑Alfa Aesar͒ and pentacene ͑Sigma-Aldrich͒ were purified by thermal gradient zone sublimation prior to deposition. The C 60 ͑50 nm͒ and pentacene ͑50 nm͒ layers were deposited at rates of 0.3 and 1 Å/s, respectively. The topcontact source/drain electrodes with Au ͑60 nm͒ for p-channel and Ca ͑150 nm͒ for n-channel OFETs were deposited at a rate of 1 Å/s. The substrates were held unheated during all the deposition processes with a chamber pressure below 5 ϫ 10 −8 Torr. The semiconductor layers and source/ drain contacts were patterned by a set of shadow masks. A photograph of the flexible inverters is shown in Fig. 1͑c͒ . As shown in the circuit diagram in Fig. 1͑b͒ , the drain terminals of the two OFETs ͑D n,p ͒ were connected to form the output a͒ Author to whom correspondence should be addressed. node ͑V OUT ͒ of the inverter. A supply voltage ͑V DD ͒ was applied to the source of p-channel OFETs ͑S p ͒, while a low power supply ͑V SS = 0 V in this case͒ was applied to the source of n-channel OFETs ͑S n ͒. The electrical measurements were performed in a nitrogen glovebox ͑O 2 , H 2 O Ͻ 0.1 ppm͒ at normal pressure ͑1 atm͒ in the dark using an Agilent E5272A source/monitor unit and an Agilent E3647A dc output power supply.
The current-voltage characteristics of both p-channel and n-channel OFETs are shown in Figs. 2͑a͒-2͑d͒ . The output characteristics exhibit good ohmic-contact behavior for both p-channel ͓Fig. 2͑a͔͒ and n-channel OFETs ͓Fig. 2͑c͔͒ with I DS increasing linearly with V DS in the linear regime. The transfer curves were measured for both forward and reverse gate biases as shown in Fig. 2͑b͒ ͑p-channel͒ and Fig.  2͑d͒ ͑n-channel͒. No threshold voltage shift or hysteresis was observed in either type of transistors, demonstrating good electrical stability with PS at the gate dielectric interface for both hole and electron transports. Field-effect mobilities and threshold voltages V T were calculated in the saturation regime defined by standard metal-oxide-semiconductor FET models by fitting the ͱ ͉I DS ͉ versus V GS data to a square law model. Also extracted from the transfer characteristics are subthreshold slope ͑S͒ and maximum channel on-current ͓I DS ͑max͔͒. The extracted electrical parameters ͓, V T , S, and I DS ͑max͔͒ ͑calculated from forward bias scans͒ are summarized and compared in Table I . C 60 n-channel transistors show similar performance as the devices fabricated on rigid substrates 11 with a high mobility of 2.17 cm 2 / V s, a low threshold voltage V T of 2.1 V, and a sharp subthreshold slope S of 0.3 V/decade. The pentacene p-channel transistors show threshold voltage of Ϫ2.7 V and a subthreshold slope of 0.2 V/decade, which are comparable to those of C 60 transistors. However, the hole mobility is about six times lower than the electron mobility ͑2.17 cm 2 / V s͒. The lower mobility of pentacene ͑0.33 cm 2 / V͒ compared to C 60 was partially compensated by having a channel width of the p-channel OFET ͑W = 4030 m͒ four times larger than that of the n-channel transistor ͑W = 1030 m͒. A channel length L =70 m was used for both devices.
With low threshold voltages for both transistors, the inverters could be operated at a supply voltage as low as 3 V. Fig. 3͑a͒ .
The inverters were subjected to bending experiments to test their stability under flexing. They were tested before bending ͑test 1͒, tested again after bending under a tensile stress ͑test 2, devices on the outer bent surface͒, and then tested after bending under a subsequent compressive stress ͑test 3, devices on the inner bent surface͒. During each bending test, the samples were bent at a radius R = 5 mm, held in that position for 5 s, and released. This cycle was repeated five times. Since the thickness of the gate dielectric is negligible compared with the thickness D of the substrate film ͑D =75 m͒, a strain = 0.75% for a bending radius of R = 5 mm can be approximated from the value of D / 2R. 15, 16 The changes to the transfer characteristics of individual OFETs induced by the bending are shown in Fig. 4͑a͒ . The   FIG. 2 . ͑a͒ Representative output and ͑b͒ hysteretic transfer curves for pentacene p-channel OFETs. ͑c͒ Representative output and ͑d͒ hysteretic transfer curves for C 60 n-channel OFETs. saturation current for the pentacene p-channel OFET decreased by only 0.6% after the tensile strain but increased by 4% after the compressive strain. This observation agrees well with the report of Yang et al. 17 report on bending-stressdriven transitions in pentacene thin films. On the other hand, the n-channel saturation current increased both with the tensile and compressive strains by 8% and 13%, respectively. With these changes in the individual transistors, the VTC of the inverter shifted by a negligible value of 0.6% under the tensile strain and by a small fraction of 3% under the compressive strain ͓Fig. 4͑b͔͒. Accordingly, the maximum dc gain increased by 11% and 20 %, respectively.
In summary, we have demonstrated organic flexible inverters with both high noise margin and high dc gain at low supply voltage. With the surface of gate dielectrics passivated using a thin layer of PS, both n-channel and p-channel OFETs show negligible hysteresis and comparable threshold voltages. The inverters can be operated at a supply voltage as low as 3 V with noise margin values higher than 80% of their maximum theoretical values. A high dc gain of 180 was obtained at a supply voltage of 5 V. The performance of flexible inverters did not degrade after bending; instead a small increase in dc gains was observed. Due to the sensitivity of both C 60 semiconductor and the Ca electrode to ambient conditions, these devices will require encapsulation to protect them from oxygen and moisture. FIG. 4 . ͑Color online͒ Superposition of ͑a͒ the transfer characteristics of p-channel and n-channel OFETs and of ͑b͒ the VTCs of the inverters measured before/after tensile and compressive stress cycles.
